
2003 Microchip Technology Inc.
DS39582B-page 193
PIC16F87XA
FIGURE 17-17:
USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING
TABLE 17-12: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS
FIGURE 17-18:
USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING
TABLE 17-13: USART SYNCHRONOUS RECEIVE REQUIREMENTS
121
122
RC6/TX/CK
RC7/RX/DT
pin
120
Param
No.
Symbol
Characteristic
Min
Typ
Max Units Conditions
120
TCKH2DTV SYNC XMIT (MASTER & SLAVE)
Clock High to Data Out Valid
Standard(F)—
—
80
ns
Extended(LF)
—
100
ns
121
TCKRF
Clock Out Rise Time and Fall Time
(Master mode)
Standard(F)—
—
45
ns
Extended(LF)—
—
50
ns
122
TDTRF
Data Out Rise Time and Fall Time
Standard(F)—
—
45
ns
Extended(LF)—
—
50
ns
Data in “Typ” column is at 5V, 25
°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
125
126
RC6/TX/CK
RC7/RX/DT
pin
Param
No.
Symbol
Characteristic
Min
Typ
Max
Units
Conditions
125
TDTV2CKL
SYNC RCV (MASTER & SLAVE)
Data Setup before CK
↓ (DT setup time)
15
—
ns
126
TCKL2DTL
Data Hold after CK
↓ (DT hold time)
15
—
ns
Data in “Typ” column is at 5V, 25
°C unless otherwise stated. These parameters are for design guidance
only and are not tested.